

Please type a plus sign (+) inside this box → ☐

PTO/SB/05 (1/98)
Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 3543US (97-952)

First Inventor or Application Identifier Kenneth W. Marr

Title SEMICONDUCTOR FUSES, SEMICONDUCTOR DEVICES CONTAINING THE SAME, AND METHODS OF MAKING AND USING THE SAME

Express Mail Label No. EL312579231US

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

ADDRESS TO: Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

1. ☒ * Fee Transmittal Form (e.g., PTO/SB/17)
(Submit an original, and a duplicate for fee processing)
2. ☒ Specification [Total Pages 27]
(preferred arrangement set forth below)
- Descriptive title of the Invention
 - Cross References to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to Microfiche Appendix
 - Background of the Invention
 - Brief Summary of the Invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claim(s)
 - Abstract of the Disclosure
3. ☒ Drawing(s) (35 U.S.C. 113) [Total Sheets 4]
4. Oath or Declaration [Total Pages 1]
- a. ☒ Newly executed (original or copy)
- b. ☐ Copy from a prior application (37 C.F.R. § 1.63(d))
(for continuation/divisional with Box 17 completed)
[Note Box 5 below]
- i. ☐ DELETION OF INVENTOR(S)
Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).
5. ☐ Incorporation By Reference (useable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered to be part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

6. ☐ Microfiche Computer Program (Appendix)
7. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
- a. ☐ Computer Readable Copy
- b. ☐ Paper Copy (identical to computer copy)
- c. ☐ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. ☒ Assignment Papers (cover sheet & document(s))
9. ☒ 37 C.F.R. § 3.73(b) Statement (when there is an assignee) ☒ Power of Attorney
10. ☐ English Translation Document (if applicable)
11. ☒ Information Disclosure Statement (IDS)/PTO-1449 ☒ Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)
14. ☐ * Small Entity Statement(s) ☐ Statement filed in prior application, Status still proper and desired (PTO/SB/09-12)
15. ☐ Certified Copy of Priority Document(s) (if foreign priority is claimed)
16. ☐ Other:

* A new statement is required to be entitled to pay small entity fees, except where one has been filed in a prior application and is being relied upon.

17. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No: _____/_____

Prior application information: Examiner _____ Group / Art Unit: _____

18. CORRESPONDENCE ADDRESS

☐ Customer Number or Bar Code Label

(Insert Customer No. or Attach bar code label here)

or ☐ Correspondence address below

Name	Brick G. Power				
	Trask, Britt & Rossa				
Address	P.O. Box 2550				
City	Salt Lake City	State	Utah	Zip Code	84110
Country	U.S.A.	Telephone	(801) 532-1922	Fax	(801) 531-9168

Name (Print/Type)	Brick G. Power	Registration No. (Attorney/Agent)	38,581
Signature	Brick G. Power	Date	03/29/99

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

PATENT
Attorney Docket 3543US (97-952)

NOTICE OF EXPRESS MAILING

Express Mail Mailing Label Number: EL312579231US

Date of Deposit with USPS: March 29, 1999

Person making Deposit: Jared Turner

APPLICATION FOR LETTERS PATENT

for

**SEMICONDUCTOR FUSES, SEMICONDUCTOR DEVICES CONTAINING
THE SAME, AND METHODS OF MAKING AND USING THE SAME**

Inventor:
Kenneth W. Marr

Attorneys:
Brick G. Power
Registration No. 38,581
Joseph A. Walkowski
Registration No. 28,765
TRASK, BRITT & ROSSA, P.C.
P.O. Box 2550
Salt Lake City, Utah 84110
(801) 532-1922

SEMICONDUCTOR FUSES, SEMICONDUCTOR DEVICES CONTAINING THE SAME, AND METHODS OF MAKING AND USING THE SAME

BACKGROUND OF THE INVENTION

Field of the Invention: The present invention relates generally to the design and fabrication of semiconductor devices. Specifically, the present invention relates to fuses, semiconductor devices that include such fuses, and to methods of making and using the fuses. In particular, the present invention relates to metal silicide fuses and to methods of fabricating metal silicide fuses.

Background of Related Art: Computers typically include various types of devices which store data, such as memory devices. One type of memory device is a read-only memory ("ROM") device in which data is permanently stored, the programming of which cannot be overwritten or otherwise altered. Thus, ROM devices are useful whenever unalterable data or instructions may be employed or are required. ROM devices are also nonvolatile devices, meaning that the data is not destroyed when power to these devices is shut off. ROM devices are typically programmed during the fabrication thereof by making permanent electrical connections in selected portions of the memory device. Accordingly, the programming of ROM devices, somewhat undesirably, cannot be changed. If a new program is desired, the ROM must be configured to be wired with the new program.

Another type of memory device that may be employed in a computer is a programmable read-only memory ("PROM") device. Unlike ROM devices, PROM devices are programmable after their design and fabrication. To render them programmable, some PROM devices are provided with an electrical connection in the form of a fusible link, which is also typically referred to as a fuse. Exemplary fuses that may be employed in semiconductor devices are disclosed in United States Patents 5,264,725, 4,670,970, 5,661,323, 5,652,175, 5,618,750, 5,578,517, and 3,783,506. One type of conventional fuse includes a metal or polysilicon layer which is narrowed or "necked down" in one region. To blow the fuse, a relatively high current is driven through

the metal or polysilicon layer. The current heats the metal or polysilicon above its melting point, thereby breaking the conductive link by making the metal or polysilicon discontinuous. Usually, the conductive link breaks in the narrowed region because the current density and temperature are highest in that region. The PROM device is thus programmed to a selected one of a pair of conductivity or voltage patterns, which correspond to either a 1 or a 0, which is the data stored in a particular cell of the memory device associated with the fuse.

Rather than employing an electrical current, a laser can be employed to blow the fuses. Using lasers instead of electrical current to blow fuses, however, has become more difficult as the size of memory devices decreases. As memory devices decrease in size and the degree or density of integration increases, the critical dimensions (e.g., fuse pitch) of memory cells become smaller. The availability of lasers suitable to blow the fuse is limited since the diameter of the laser beam should not be larger than the fuse pitch. Thus, when lasers are the desired means of programming fuses, the fuse pitch and, therefore, the size of the memory device, are dictated by minimum diameter of laser beams obtainable by current laser technology.

The use of electrical currents or lasers to blow fuses may be employed to adapt fuses for a variety of applications, such as redundancy technology. Redundancy technology improves the fabrication yield of high-density memory devices, such as static random access memory ("SRAM") devices and dynamic random access memory ("DRAM") devices, by facilitating the replacement of failed memory cells with spare ones by activating redundant circuitry by blowing fuses. As explained above, using laser beams to blow the fuses limits the size and, therefore, the number of memory devices since the diameter of some conventional laser beams is about 5 microns. Using electrical currents instead to blow fuses, therefore, has a greater potential for high-degree integration and decreased size of memory devices.

Programmable fuses could be employed to address a variety of applications in numerous types of semiconductor devices. The use of fuses has, however, been largely confined to memory devices due to some of the inherent problems with conventional

fuses. For example, the amount of current or laser beam intensity that may be required to “blow” conventional metal or polysilicon fuses may damage regions and structures of the semiconductor device that are proximate to the fuse.

Thus, there is a need for a fuse that may be fabricated in state of the art semiconductor devices and that may be programmed, or blown, to impart the fuse with a significantly different conductivity than that of an intact fuse without significantly affecting surrounding structures. There is also a need for a fuse that can be fabricated by known semiconductor device fabrication techniques.

SUMMARY OF THE INVENTION

The present invention includes a fuse for use in semiconductor devices and methods of fabricating the fuse and semiconductor devices including the same. The fuse of the present invention may be disposed over an insulative structure, such as an oxide layer (e.g., a field oxide) of a semiconductor device. The fuse of the present invention is preferably an elongate structure that includes two terminal regions disposed on either side of a central, or conductive, region. The terminal regions of the fuse may be disposed over polysilicon. The central region of the fuse is preferably disposed directly adjacent the underlying insulative structure. Thus, the central region of the fuse may have a lesser conductive material volume than either of the terminal ends. The central region of the fuse may also be narrower in width than the terminal regions. Preferably, the fuse is fabricated from a metal silicide (e.g., tungsten silicide, titanium silicide, tantalum silicide, molybdenum silicide, cobalt silicide, nickel silicide, platinum silicide, lead silicide, etc.) or a polycide.

The insulative layer upon which the fuse of the present invention is disposed may comprise an insulating substrate. As an example, the insulating substrate can be a field oxide region disposed on a silicon substrate or on another semiconductor substrate.

Preferably, the polysilicon that underlies the terminal regions of the fuse is disposed on the insulative structure in discrete regions or portions that are substantially

isolated from one another. The inventive fuse may be employed in a circuit of a semiconductor device, either alone or in association with a gate structure or a transistor.

The present invention also includes a method of fabricating a fuse for use in a semiconductor device. The fuse is preferably fabricated adjacent an insulative structure or layer of a semiconductor device, such as a field oxide thereof. Preferably, the fuse is fabricated substantially concurrently with the fabrication of a transistor gate structure of the semiconductor device.

In fabricating the fuse, a layer of conductive material is preferably disposed adjacent the insulative structure or layer. The conductive material of the layer preferably comprises polysilicon. Thus, the polysilicon may be conductively doped. The layer of conductive material may be patterned to define at least two spaced apart regions of the layer of conductive material adjacent the insulative structure. Accordingly, the underlying insulative structure is exposed between the at least two spaced apart regions of the layer of conductive material.

A layer comprising a metal silicide, which is also referred to herein as a fuse layer or as a polycide layer, may be formed by disposing metal silicide on the previously disposed layer of conductive material. Alternatively, adjacent silicon or polysilicon and metal layers may be disposed and annealed to one another to form the layer of metal silicide. The fuse layer may be patterned to define a fuse therefrom. Preferably, regions of the fuse layer that are directly adjacent the insulative structure are defined to be narrower than the regions that overlie the at least two spaced apart regions of the layer of conductive material. The portion of the fuse defined from the fuse layer that is adjacent the insulative structure is referred to herein as the central region, or conductive region, of the fuse. The portions of the fuse layer that are adjacent the layer of conductive material are referred to herein as the terminal regions of the fuse. Preferably, the combined conductive material volume of each terminal region and the conductive material adjacent thereto exceeds the conductive material volume of the central region of the fuse.

By providing spaced apart regions of a layer of conductive material, such as polysilicon adjacent the terminal regions of the fuse, and by disposing a preferably

narrower central region of the fuse adjacent an insulative structure exposed between the spaced apart regions and terminal regions of the fuse layer adjacent the layer of conductive material, the fuse of the present invention preferably “blows” at the central region thereof when a programming current is applied to the fuse, thereby yielding an open circuit. The open circuit results as the central region of the fuse agglomerates, melts, or otherwise becomes discontinuous and will, therefore, no longer conduct a significant electrical current between the terminal regions of the fuse.

Other features and advantages of the present invention will become apparent to those of ordinary skill in the art through a consideration of the ensuing description, the accompanying drawings, and the appended claims.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

The figures presented in conjunction with this description are not actual views of any particular portion of an actual semiconductor device or component, but are merely schematic representations employed to more clearly and fully depict the present invention.

FIGs. 1-6 and 8 are cross-sectional schematic representations of a preferred embodiment of a process for fabricating a fuse and the resulting fuse in accordance with the method of the present invention;

FIGs. 2-6 illustrate the substantially concurrent fabrication of the fuse and a transistor gate structure; and

FIG. 7 is a schematic representation of a top view of a fuse according to the present invention.

DETAILED DESCRIPTION OF THE INVENTION

The following description provides specific details of preferred embodiments of the present invention in order to provide the reader with a thorough understanding of the present invention. The skilled artisan, however, would understand that the present invention may be practiced without employing these specific details. Indeed, the present

invention can be practiced in conjunction with fabrication techniques conventionally used in the industry.

The process steps and structures described below do not form a complete process flow for fabricating semiconductor devices or for fabricating a completed device. Only the processes and structures that are necessary to provide one of ordinary skill in the art with an understanding of the present invention are described herein.

FIGs. 7 and 8 illustrate a preferred embodiment of a fuse 22 according to the present invention. Terminal regions 24 and 25 of fuse 22 each overlie spaced apart regions 14a and 14b of polysilicon or another conductive material. An insulative structure 4 of semiconductor device 1 upon which these spaced apart regions 14a and 14b of conductive material are disposed or another structure or layer of insulative material may be exposed to fuse 22 between spaced apart regions 14a and 14b. A central region 26 of fuse 22 is preferably disposed between terminals 24 and 25 and directly adjacent the insulative structure or layer exposed between spaced apart regions 14a and 14b. Terminal regions 24 and 25 are configured to accommodate conductive contacts 30 of a type known in the art, and which facilitate the flow of current across fuse 22. Central region 26 is preferably narrower in width than terminal regions 24 and 25. As central region 26 has a lesser conductive material volume than the terminal ends 24 and 25 and their adjacent conductive regions 14a and 14b, central region 26 will likely “blow” before terminal regions 24 or 25 when fuse 22 is subjected to at least a programming electrical current. Central region 26 will likely “blow” before terminal regions 24 and 25 because, while the same amount of current runs through both the terminal regions 24 and 25 and the central region 26 of fuse 22, there is less volume of conductive material in central region 26 than at each of terminal regions 24 and 25, especially when the volumes of their adjacent regions 14a and 14b of polysilicon are also considered. Consequently, the temperature in central region 26 increases at a faster rate than the temperature in terminal regions 24 and 25, leading to quicker agglomeration, melting, or otherwise induced discontinuity of fuse 22 in central region 26. Moreover, as central region 26 of fuse 22 is disposed directly adjacent an insulative structure or layer

(e.g., insulative structure 4), once central region 26 of fuse 22 is “blown” or otherwise rendered discontinuous, substantially no electrical current will be conducted across central region 26 of fuse 22 between terminal region 24 and terminal region 25.

FIGs. 1-8 illustrate an embodiment of a method of fabricating a fuse upon a semiconductor device in accordance with the present invention. The fuse may be fabricated substantially simultaneously with the fabrication of a gate structure of a field effect transistor and may be integrated into the process of fabricating such a gate. It will be understood, however, by those skilled in the art, that other fuses could also be formed by slight modifications of the method described in reference to FIGs. 1-7.

As shown in FIGs. 1 and 2, a semiconductor device 1 upon which a fuse is to be fabricated is provided. Semiconductor device 1 preferably includes a substrate 2 comprising a semiconductor wafer or bulk semiconductor region of a substrate, such as a silicon-on-insulator (“SOI”), silicon-on-glass (“SOG”), silicon-on-ceramic (“SOC”), or silicon-on-sapphire (“SOS”) structure. More preferably, substrate 2 comprises a silicon wafer lightly doped with a p-type dopant.

An insulative structure 4, such as a field oxide layer, may be disposed over a surface of substrate 2 by any suitable process known in the art. As known in the art, regions of substrate 2 that are exposed through the field oxide that comprises the insulative structure 4 may be referred to as active regions 8. Various structures of a semiconductor device, such as diffusion regions (e.g., the source and drain regions of a transistor) and conductive elements (e.g., the gate of a transistor), may be fabricated at or upon active regions 8. Conductive elements, gate structures and other structures may also be fabricated over insulative structures 4, such as the field oxide regions of semiconductor device 1. Alternatively, insulative structure 4 may comprise a glass (e.g., borophosphosilicate glass (“BPSG”), phosphosilicate glass (“PSG”) or borosilicate glass (“BSG”)), silicon nitride, or other electrically insulative material, which may be disposed upon substrate 2 and patterned as known in the art.

As depicted in FIG. 3, a layer 12 of dielectric material may be disposed over substrate 2 and, optionally, over insulative structure 4. Any dielectric material that may

be employed as a gate dielectric, such as a silicon oxide, a glass (e.g., BPSG, PSG, BSG, etc.), organic dielectric materials, a silicon oxynitride, or a silicon nitride, or a composite layer of any combination of these materials can be used as layer 12. Preferably, layer 12 comprises silicon oxide, and may be fabricated by thermally oxidizing substrate 2 or by known tetraethylorthosilicate ("TEOS") deposition processes. Layer 12 may be disposed substantially over the exposed regions of substrate 2. Alternatively, layer 12 may also extend, at least partially, over insulative structure 4 (e.g., if layer 12 is deposited rather than thermally grown).

A layer 14 of conductive material, such as polysilicon, may be disposed over layer 12 of dielectric material and over insulative structure 4. Layer 14 may be fabricated by any suitable deposition method known in the art, such as by chemical vapor deposition. If layer 14 comprises polysilicon, the polysilicon of layer 14 may be conductively doped with any suitable dopant and by any suitable ion implantation process known in the art. Alternatively, the polysilicon of layer 14 can be *in-situ* doped during deposition by including a gas containing the desired dopant in the deposition atmosphere.

As shown in FIG. 4, layer 14 or selected regions thereof may be patterned. For example, only the regions of layer 14 that are disposed adjacent insulative structure 4 may be patterned. Alternatively, the regions of layer 14 that overlie active regions 8 may also be patterned. Layer 14 may be patterned by any suitable method known in the art. Preferably, layer 14 is patterned by disposing a mask thereover and patterning layer 14 through the mask. In an exemplary patterning process, a layer of photoresist is disposed over layer 14 and exposed and developed, and portions thereof removed to define a photomask 15 (shown by the dotted line) adjacent layer 14. The regions of layer 14 that are exposed through photomask 15 may be removed by known processes, such as by using any suitable etching process and etchant that will remove the material or materials of layer 14 without substantially affecting the underlying insulative structure 4 or gate dielectric to expose a portion of underlying isolation region 10. The polysilicon of layer 14 may be patterned in separate processes to separately define spaced apart regions 14a and 14b of polysilicon to be disposed adjacent fuse 22 and the polysilicon of

gate 20 (*see* FIG. 7). Preferably, an isotropic etchant and etching process are employed to remove the exposed portions of layer 14 in order to define spaced apart regions 14a and 14b of polysilicon. An isotropic, or wet etch process, is preferred over an anisotropic, or dry etch process, since anisotropic etching of layer 14 will likely result in substantially vertical edges of layer 14 relative to the plane of layer 14 (i.e., the plane of layer 14 being horizontal), which can cause a lack of conformality as a layer of material is disposed over the remaining portions of layer 14, such as spaced apart regions 14a and 14b. Upon removing selected regions of layer 14, the underlying structures, such as insulative structure 4 and layer 12 of dielectric material from which a gate dielectric is to be subsequently defined, are exposed through the remaining regions of layer 14. Mask 15 may then be removed by known processes and semiconductor device 1 washed. Any exposed portions of layer 12 may also be removed by known process, such as by etching. These exposed portions of layer 12 may be removed either prior to or following the removal of mask 15.

Referring now to FIG. 5, a layer 16 of a conductive material, such as a metal silicide (e.g., tungsten silicide), may be disposed over layer 14 and the underlying structures or layers that are exposed through the remaining regions of layer 14. Layer 16 may comprise any conductive material known in the art that has both a lower resistance and a lower melting point than the material or materials of layer 14.

Layer 16 may be formed by any suitable process known in the art. For example, when tungsten silicide is employed as layer 16, the tungsten silicide may be disposed upon the semiconductor device by any process known in the art to yield the desired physical and chemical characteristics, such as chemical vapor deposition or physical vapor deposition ("PVD") (e.g., co-sputtering). An exemplary tungsten silicide deposition process that may be employed in the method of the present invention is disclosed in United States Patent 5,231,056, which issued to Gurtej S. Sandhu on July 27, 1993, the disclosure of which is hereby incorporated in its entirety by this reference. If titanium silicide is employed as the metal silicide of layer 16, known titanium silicide deposition processes, such as those disclosed in United States

Patents 5,240,739, 5,278,100, and 5,376,405, each of which issued to Trung T. Doan et al. on August 31, 1993, January 11, 1994, and December 27, 1994, respectively, the disclosures of each of which are hereby incorporated by reference in their entireties. As another example, a layer of metal may be disposed adjacent a layer or structure comprising silicon or polysilicon. The metal may then be annealed, by known processes, to the adjacent silicon or polysilicon to form layer 16.

As depicted in FIG. 6, layer 16 may be patterned by any suitable process known in the art to define a gate 20 and a fuse 22. Gate 20 and fuse 22 may be defined from layer 16 substantially simultaneously or separately in time. Any previously unpatterned portions of layers 14 and 12 may also be patterned, as necessary, to further define gate 20 and fuse 22. While patterning layer 16 and, more specifically, while defining fuse 22 therefrom, regions of layer 16 that overlie the regions of layer 14 disposed on insulative structure 4 are preferably configured as terminal regions 24 and 25. The region of layer 16 disposed between terminal regions 24 and 25, which region is disposed directly on either insulative structure 4 or on layer 12 of dielectric material, if such was disposed or remains on insulative structure 4, and which is also referred to herein as an insulative structure, is configured as the central region 26 of fuse 22. Central region 26 is preferably narrower in width or has a lesser material volume than terminal regions 24 and 25.

Known processes, such as the disposal of a mask 21 over layer 16 and the removal of portions of layer 16 that are exposed through mask 21, may be employed to pattern layer 16. For example, mask 21 can be disposed adjacent layer 16 by disposing a quantity of a photoresist material adjacent layer 16 (e.g., by spin-on processes) and by exposing and developing selected regions of the photoresist material. The portions of layer 16 that are exposed through mask 21 may be removed by any suitable etching process and with any suitable etchant of the material of layer 16 to define gate 20 and fuse 22. Preferably, if removal of any structures or layers that underlie layer 16 is not desired, the etching process and etchant will not substantially remove the material or materials of these structures or layers. Anisotropic etchants and etching processes are

preferably employed to pattern layer 16. Regions of layers 14 and 12 that are exposed through the remaining portions of layer 16 may, however, be patterned by known processes to further define gate 20 or fuse 22.

Once fuse 22 and gate 20 have been fabricated, further processing of the desired semiconductor device can proceed. For example, diffusion regions, such as source and drain regions of a transistor, can be formed by implanting selected regions of substrate 2, preferably those regions adjacent each side of gate 20, with a desired dopant. Contacts 30 (see FIG. 7) may also be fabricated in communication with terminal regions 24 and 25 of fuse 22, as well as above the source and drain regions of substrate 2, by known processes. Other structures or layers may also be fabricated on semiconductor device 1 by known processes.

Referring again to FIGs. 7 and 8, a method of using the fuse 22 of the present invention is described. A current is drawn through fuse 22 by means of contacts 30 or other conductive elements in communication with terminal regions 24 and 25 of fuse 22. When a sufficient amount of current flows through fuse 22, the temperature of fuse 22 increases. As polysilicon is disposed adjacent each of terminal regions 24 and 25 of fuse 22, if, upon applying a programming current to fuse 22, one of terminal regions 24 or 25 of fuse 22 becomes discontinuous, the adjacent polysilicon region 14a or 14b will continue to communicate the current. Since polysilicon has substantially the same resistance as many metal silicides, the current applied to the fuse will not be significantly altered if one of the terminal regions becomes discontinuous. Moreover, since polysilicon is disposed adjacent only terminal regions 24 and 25 of fuse 22, the combination of the adjacent layers of polysilicon and metal silicide impart terminal regions 24 and 25 with a much greater conductive material volume than central region 26 of fuse 22. Accordingly, upon application of an electrical current, such as the programming current, the current density will be much greater in central region 26 than at terminal regions 24 and 25. Consequently, upon application of an electrical current to fuse 22, the temperature of central region 26 thereof increases more quickly than the temperature of terminal regions 24 and 25. Thus, central region 26 of fuse 22 will likely

become discontinuous, or “blow,” before terminal regions 24 and 25 thereof. As central region 26 of fuse 22 becomes discontinuous, current flow across fuse 22 is interrupted.

Of course, as is well known and may be readily determined by those of ordinary skill in the art, the relative dimensions of each region of fuse 22, the material or materials of fuse 22, the dimensions of spaced apart regions 14a and 14b, and other factors dictate the amount of current that is required to cause central portion 26 to “blow” or otherwise become discontinuous before either of terminal regions 24 or 25 “blow” or otherwise become discontinuous. With current no longer flowing across fuse 22, an open circuit is created since central region 26 is disposed directly adjacent a substantially non-conductive structure or layer.

Further enhancements to the above disclosed method could be performed. For example, the fuse of the present invention could be fabricated either independently or concurrently with the fabrication of semiconductor devices other than a transistor gate.

Having thus described in detail the preferred embodiments of the present invention, it is to be understood that the invention defined by the appended claims is not to be limited by particular details set forth in the above description, as many apparent variations thereof are possible without departing from the spirit or scope thereof.

CLAIMS

What is claimed is:

1. A fuse of a semiconductor device, comprising:
a central region disposed directly adjacent an insulative structure of the semiconductor
device; and
two terminal regions, a first of said two terminal regions being disposed adjacent a first
end of said central region and a second of said two terminal regions being
disposed adjacent a second end of said central region, each of said two terminal
regions being separated from said insulative structure by a layer of conductive
material.
2. The fuse of claim 1, wherein at least said central region comprises a metal
silicide.
3. The fuse of claim 1, wherein at least said central region comprises
tungsten silicide.
4. The fuse of claim 1, wherein said central region is narrower in width than
both of said two terminal regions.
5. The fuse of claim 1, wherein said insulative structure comprises a glass, a
silicon oxide, a silicon nitride, or a silicon oxynitride.
6. The fuse of claim 1, wherein said insulative structure comprises a field
oxide of the semiconductor device.
7. The fuse of claim 1, wherein said layer of conductive material comprises
polysilicon.

8. The fuse of claim 1, wherein each of said two terminal regions and said central region comprise a metal silicide.

5 9. The fuse of claim 1, wherein each of said two terminal regions and said central region comprise tungsten silicide.

10. The fuse of claim 1, wherein said two terminal regions communicate with one another by means of said central region.

10 11. The fuse of claim 1, wherein said central region is discontinuous.

12. The fuse of claim 1, further comprising a contact in communication with one of said two terminal regions.

15 13. The fuse of claim 12, further comprising another contact in communication with another of said two terminal regions.

14. The fuse of claim 1, wherein each of said two terminal regions comprises a greater volume than said central region.

20 15. The fuse of claim 1, wherein said insulative structure conducts substantially no electrical current.

25 16. The fuse of claim 1, wherein each of said two terminal regions and said central region have substantially the same resistance.

17. A method of fabricating a fuse upon a semiconductor device, comprising: disposing a layer of conductive material over an insulative structure of the semiconductor device;

patterning said layer of conductive material to define at least two spaced apart regions of
conductive material through which said insulative structure is exposed;
disposing a layer of metal silicide over the semiconductor device, including adjacent to
said at least two regions and to said insulative structure exposed between said at
least two regions; and
patterning said layer of metal silicide so as to define at least two terminal regions of the
fuse, each of which are in contact with a corresponding one of said at least two
regions of said layer of conductive material, and a central region disposed
between said at least two terminal regions and in contact with said insulative
structure.

18. The method of claim 17, wherein said disposing said layer of conductive material comprises disposing polysilicon onto said insulative structure.

19. The method of claim 17, wherein said patterning said layer of conductive material comprises disposing a mask over the semiconductor device and removing selected regions of said layer of conductive material through said mask.

20. The method of claim 19, wherein said disposing said mask comprises:
disposing photoresist onto the semiconductor device;
exposing selected regions of said photoresist; and
developing said selected regions.

21. The method of claim 19, wherein said removing comprises etching selected regions of said layer of conductive material through said mask.

22. The method of claim 21, wherein said etching comprises isotropically etching said selected regions.

23. The method of claim 21, wherein said etching comprises wet etching said selected regions of said layer of conductive material.

24. The method of claim 17, wherein said disposing said layer of conductive material comprises chemical vapor depositing said layer of conductive material.

25. The method of claim 17, wherein said depositing said layer of metal silicide comprises chemical vapor depositing said layer of metal silicide.

26. The method of claim 17, wherein said depositing said layer of metal silicide comprises depositing tungsten silicide.

27. The method of claim 17, wherein said patterning said layer of metal silicide comprises disposing a mask over the semiconductor device and removing selected regions of said layer of metal silicide through said mask.

28. The method of claim 27, wherein said disposing said mask comprises: disposing photoresist over the semiconductor device; exposing selected regions of said photoresist; and developing said selected regions.

29. The method of claim 27, wherein said removing comprises etching said selected regions of said layer of metal silicide.

30. The method of claim 29, wherein said etching comprises anisotropically etching said layer of metal silicide.

31. The method of claim 29, wherein said etching comprises dry etching said layer of metal silicide.

32. The method of claim 17, further comprising disposing a contact in communication with at least one of said at least two terminal regions.

33. The method of claim 32, further comprising disposing another contact in communication with another of said at least two terminal regions.

34. A semiconductor device, comprising:
an insulating substrate;
at least two spaced apart regions of polysilicon disposed over the insulating substrate; and
a metal silicide fuse comprising a central region disposed adjacent the insulating substrate
and between said at least two spaced apart regions and at least two terminal
regions disposed on said at least two spaced apart regions of polysilicon and on
each end of said central region.

35. The semiconductor device of claim 34, wherein said insulating substrate comprises an isolation region.

36. The semiconductor device of claim 35, wherein said isolation region comprises a field oxide.

37. The semiconductor device of claim 36, wherein said field oxide region is disposed on a semiconductor substrate.

38. The semiconductor device of claim 34, wherein said insulating substrate is disposed upon a semiconductor substrate.

39. The semiconductor device of claim 34, further comprising a layer of dielectric material disposed between said metal silicide fuse and said at least two spaced apart polysilicon regions.

40. The semiconductor device of claim 34, wherein a volume of said central region is less than a volume of each of said at least two terminal regions.

41. The semiconductor device of claim 34, wherein said central region is narrower in width than said at least two terminal regions.

42. The semiconductor device of claim 34, wherein said central region is rendered discontinuous when exposed to at least a programming current.

43. The semiconductor device of claim 34, wherein the at least two discrete portions are electrically isolated from each other when said central region is discontinuous.

44. The semiconductor device of claim 34, wherein said at least two spaced apart regions of polysilicon comprises doped polysilicon.

45. The semiconductor device of claim 38, wherein said semiconductor substrate comprises at least two separate diffusion regions therein exposed at a surface thereof.

46. The semiconductor device of claim 45, further comprising at least one gate disposed upon said semiconductor substrate and between two of said at least two separate diffusion regions.

47. The semiconductor device of claim 46, wherein said at least one gate comprises a gate oxide, a polysilicon conductive element disposed on said gate oxide, and a metal silicide element disposed on said polysilicon conductive element.

48. The semiconductor device of claim 47, wherein said polysilicon conductive element is disposed upon the semiconductor device at the same fabrication level as said at least two spaced apart regions of polysilicon.

5 49. The semiconductor device of claim 47, wherein said metal silicide element is disposed upon the semiconductor device at the same fabrication level as said metal silicide fuse.

10 50. A method of fabricating a fuse, comprising:
fabricating spaced apart regions comprising polysilicon on an insulative structure of a semiconductor device; and
fabricating a fuse comprising a metal silicide, including a central region disposed adjacent the insulative structure and between said spaced apart regions and at least two terminal regions disposed on opposite ends of the central region and adjacent said at least two spaced apart regions.

15 51. The method of claim 50, wherein said fabricating spaced apart regions comprises:
disposing polysilicon onto said insulative structure; and
20 patterning said polysilicon.

52. The method of claim 51, wherein said disposing polysilicon comprises chemical vapor depositing polysilicon.

25 53. The method of claim 51, further comprising doping said polysilicon.

54. The method of claim 51, wherein said doping occurs substantially simultaneously with said disposing.

55. The method of claim 51, wherein said patterning comprises disposing a mask adjacent said polysilicon and removing selected regions of said polysilicon through said mask.

5 56. The method of claim 55, wherein said disposing said mask comprises disposing photoresist adjacent said polysilicon, exposing selected regions of said photoresist, and developing said selected regions.

10 57. The method of claim 55, wherein said removing selected regions of said polysilicon comprises etching said selected regions.

58. The method of claim 57, wherein said etching comprises isotropically etching said selected regions.

15 59. The method of claim 57, wherein said etching comprises wet etching said selected regions.

20 60. The method of claim 50, wherein said fabricating said fuse comprises disposing metal silicide adjacent said at least two spaced apart regions and said insulative structure exposed therebetween.

61. The method of claim 60, wherein said disposing metal silicide comprises chemical vapor depositing metal silicide.

25 62. The method of claim 60, wherein said fabricating said fuse further comprises patterning said metal silicide.

63. The method of claim 62, wherein said patterning comprises disposing a mask adjacent said metal silicide and removing selected regions of said metal silicide through said mask.

5 64. The method of claim 63, wherein said disposing said mask comprises disposing photoresist adjacent said metal silicide, exposing selected regions of said photoresist, and developing said selected regions.

10 65. The method of claim 63, wherein said removing selected regions of said metal silicide comprises etching said metal silicide.

66. The method of claim 65, wherein said etching comprises anisotropically etching said selected regions.

15 67. The method of claim 65, wherein said etching comprises dry etching said selected regions.

20 68. The method of claim 62, wherein said patterning comprises defining at least two terminal regions of the fuse adjacent said spaced apart regions and a central region of the fuse adjacent said insulative structure.

69. The method of claim 50, further comprising doping said spaced apart regions of polysilicon.

25 70. The method of claim 69, wherein said doping occurs substantially simultaneously with disposing polysilicon on said insulative structure.

71. A method of substantially simultaneously fabricating a gate and a fuse on a semiconductor substrate, comprising:

disposing a layer of insulative material over at least an exposed region of the
semiconductor substrate;
disposing a layer of polysilicon over the semiconductor device, including over said layer
of insulative material and over field oxide regions disposed on the semiconductor
5 substrate;
patterning at least regions of said layer of polysilicon disposed on said field oxide
regions;
disposing a layer of metal silicide on said layer of polysilicon;
patterning at least said layer of metal silicide to define the fuse and the gate therefrom.

10 72. The method of claim 71, wherein said disposing said layer of polysilicon
comprises chemical vapor depositing said layer of polysilicon.

15 73. The method of claim 71, wherein said patterning said at least regions
comprises defining at least two spaced apart regions of polysilicon on said field oxide
region and between which said field oxide region is exposed.

20 74. The method of claim 73, wherein said defining the fuse comprises defining
a central region disposed adjacent and substantially between said at least two spaced apart
regions and defining at least two terminal regions, each terminal region continuous with
an end of said central region and disposed adjacent one of said at least two spaced apart
regions.

25 75. The method of claim 73, wherein said defining said at least two spaced
apart regions comprises disposing a mask over said layer of polysilicon and removing
selected regions of said layer of polysilicon through said mask.

76. The method of claim 75, wherein said disposing said mask comprises disposing photoresist over said layer of polysilicon, exposing selected regions of said photoresist, and developing said selected regions.

5 77. The method of claim 75, wherein said removing comprises etching said layer of polysilicon.

78. The method of claim 77, wherein said etching comprises wet etching said layer of polysilicon.

10 79. The method of claim 77, wherein said etching comprises isotropically etching said layer of polysilicon.

15 80. The method of claim 71, further comprising patterning gate regions of said layer of polysilicon.

20 81. The method of claim 80, wherein said patterning said gate regions occurs substantially simultaneously with said patterning said at least regions of said layer of polysilicon.

82. The method of claim 80, wherein said patterning said gate regions comprises disposing a mask over said layer of polysilicon and removing selected regions of said layer of polysilicon through said mask.

25 83. The method of claim 82, wherein said disposing said mask comprises disposing photoresist over said layer of polysilicon, exposing selected regions of said layer of polysilicon, and developing said selected regions.

84. The method of claim 82, wherein said removing comprises etching said selected regions.

85. The method of claim 84, wherein said etching comprises dry etching said selected regions.

86. The method of claim 84, wherein said etching comprises anisotropically etching said selected regions.

87. The method of claim 71, wherein said disposing said layer of metal silicide comprises chemical vapor depositing said layer of metal silicide.

88. The method of claim 71, wherein said defining the fuse and the gate from at least said layer of metal silicide comprises disposing a mask over said layer of metal silicide and removing selected regions of said layer of metal silicide through said mask.

89. The method of claim 88, wherein said disposing said mask comprises disposing photoresist over said layer of metal silicide, exposing selected regions of said layer of metal silicide, and developing said selected regions.

90. The method of claim 88, wherein said removing said selected regions comprises etching said selected regions.

91. The method of claim 90, wherein said etching comprises dry etching said selected regions.

92. The method of claim 90, wherein said etching comprises anisotropically etching said selected regions.

93. The method of claim 71, further comprising removing exposed regions of polysilicon through said layer of metal silicide.

94. The method of claim 93, wherein said removing comprises etching said exposed regions.

95. The method of claim 94, wherein said etching comprises dry etching said exposed regions.

96. The method of claim 94, wherein said etching comprises anisotropically etching said exposed regions.

97. The method of claim 93, further comprising removing exposed regions of said layer of insulative material through said layer of polysilicon.

98. The method of claim 97, wherein said removing comprises etching said exposed regions.

99. The method of claim 98, wherein said etching comprises dry etching said exposed regions.

100. The method of claim 98, wherein said removing comprises anisotropically etching said exposed regions.

101. The method of claim 71, further comprising doping at least one source region and at least one gate region of the semiconductor substrate, said at least one source region and said at least one drain region disposable adjacent the gate on opposite sides thereof.

ABSTRACT OF THE DISCLOSURE

A fuse for use in semiconductor devices, semiconductor devices including the fuse, methods of fabricating the fuse, and method of using the fuse. The fuse includes terminal ends and a central region disposed between the terminal ends. The central
5 region of the fuse may have a narrower width than the terminal ends of the fuse. The terminal ends each include two layers of conductive material disposed on an insulative substrate. The central region includes a single layer of conductive material, which is substantially continuous with the upper of the two layers of conductive material of the terminal ends of the fuse. The layer of conductive material adjacent the insulative
10 substrate may comprise polysilicon, while the other layer of conductive material may comprise a metal silicide. When such materials are employed, the fuse may be fabricated substantially concurrently with the fabrication of a conventional metal silicide transistor gate structure on a semiconductor device, requiring only one additional patterning process. Since the central region of the fuse has a lesser conductive material volume than the terminal ends thereof, the central region of the fuse may be more readily “blown” than
15 the terminal ends thereof.

N \2269\3543\pat.app.wpd 3/16/99




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5






FIG. 6

FIG. 6



DECLARATION FOR PATENT APPLICATION (WITH POWER OF ATTORNEY)

As an inventor named below or on any attached continuation page, I hereby declare that:

My residence, post office address and citizenship are as stated next to my name.

I believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled SEMICONDUCTOR FUSES, SEMICONDUCTOR DEVICES CONTAINING THE SAME, AND METHODS OF MAKING AND USING THE SAME, the specification of which (check one):

☒ is attached hereto.

☐ was filed on _____ as United States application serial no. _____ and was amended on _____.

☐ was filed on _____ as PCT international application no. _____ and was amended under PCT Article 19 on _____.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose to the U.S. Patent and Trademark Office all information known to me to be material to the patentability of the subject matter claimed in this application, as "materiality" is defined in Title 37, Code of Federal Regulations § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate or § 365(a) of any PCT international application(s) designating at least one country other than the United States of America listed below and on any attached continuation page and have also identified below and on any attached continuation page any foreign application for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America having a filing date before that of the application(s) on which priority is claimed.

Prior foreign/PCT application(s):

Priority Claimed

(number)	(country)	(day/month/year filed)	Yes	No
_____	_____	_____	_____	_____
(number)	(country)	(day/month/year filed)	Yes	No
_____	_____	_____	_____	_____

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) or § 365(c) of PCT international application(s) designating the United States of America listed below and on any attached continuation page and, insofar as the subject matter of each of the claims of this application is not disclosed in any such prior application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose to the U.S. Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations § 1.56 which became available between the filing date of such prior application and the national or PCT international filing date of this application:

(application serial no.)	(filing date)	(status - pending, patented or abandoned)
_____	_____	_____
(application serial no.)	(filing date)	(status - pending, patented or abandoned)
_____	_____	_____

I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States provisional application(s) listed below:

(provisional application no.)	(filing date)
_____	_____

I hereby appoint the following Registered Practitioners to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

David V. Trask, Reg. No. 22,012
Laurence B. Bond, Reg. No. 30,549
Allen C. Turner, Reg. No. 33,041
Edgar R. Cataxinos, Reg. No. 39,931
Samuel E. Webb, Reg. No. P-44,394

William S. Britt, Reg. No. 20,969
Joseph A. Walkowski, Reg. No. 28,765
Kent S. Burningham, Reg. No. 30,453
Brick G. Power, Reg. No. 38,581
Michael L. Lynch, Reg. No. 30,871

Thomas J. Rossa, Reg. No. 26,799
James R. Duzan, Reg. No. 28,393
Robert G. Winkle, Reg. No. 37,474
Kenneth C. Booth, Reg. No. 42,342
Lia M. Pappas, Reg. No. 34,095

Address all correspondence to:

Brick G. Power, telephone no. (801) 532-1922.
TRASK, BRITT & ROSSA
P.O. BOX 2550
Salt Lake City, Utah 84110

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole inventor: Kenneth W. Marr

Inventor's signature _____

Date

Residence: Boise, Idaho

Citizenship: U.S.A.

Post Office Address: 1361 Hancock Drive, Boise, ID 83706